Follow
Ronak Bajaj
Ronak Bajaj
Verified email at ntu.edu.sg
Title
Cited by
Cited by
Year
Mapping for maximum performance on FPGA DSP blocks
B Ronak, SA Fahmy
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2015
592015
Is FPGA useful for hash joins?
X Chen, Y Chen, R Bajaj, J He, B He, WF Wong, D Chen
CIDR, 2020
332020
Evaluating the efficiency of DSP block synthesis inference from flow graphs
B Ronak, SA Fahmy
22nd International Conference on Field Programmable Logic and Applications …, 2012
222012
On-the-fly parallel data shuffling for graph processing on OpenCL-based FPGAs
X Chen, R Bajaj, Y Chen, J He, B He, WF Wong, D Chen
2019 29th International Conference on Field Programmable Logic and …, 2019
202019
Efficient mapping of mathematical expressions into DSP blocks
B Ronak, SA Fahmy
2014 24th International Conference on Field Programmable Logic and …, 2014
142014
A novel, low-power array multiplier architecture
R Bajaj, S Chhabra, S Veeramachaneni, MB Srinivas
2009 9th International Symposium on Communications and Information …, 2009
122009
Multipumping flexible DSP blocks for resource reduction on Xilinx FPGAs
B Ronak, SA Fahmy
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2016
92016
Minimizing DSP block usage through multi-pumping
B Ronak, SA Fahmy
2015 International Conference on Field Programmable Technology (FPT), 184-187, 2015
92015
Improved resource sharing for FPGA DSP blocks
B Ronak, SA Fahmy
2016 26th International Conference on Field Programmable Logic and …, 2016
82016
Exploiting DSP block capabilities in FPGA high level design flows
R Bajaj
Nanyang Technological University, Singapore, 2016
52016
Accelerating hash computations through efficient instruction-set customisation
M Sivanesan, A Chattopadhyay, R Bajaj
2018 31st International Conference on VLSI Design and 2018 17th …, 2018
42018
Features Based on Fourier-Bessel Expansion for Application of Speaker Identification System
S Chhabra, R Bajaj, RB Pachori, RN Biswas
3*
Experiments in Mapping Expressions to DSP Blocks.
B Ronak, SA Fahmy
FCCM, 101, 2014
22014
Initiation Interval Aware Resource Sharing for FPGA DSP Blocks.
B Ronak, SA Fahmy
FCCM, 135, 2016
12016
On-the-fly parallel data shuffling for graph processing on OpenCL-based FPGAs
C Xinyu, R Bajaj, Y Chen, J He, B He, WF Wong, D Chen
Institute of Electrical and Electronics Engineers Inc., 2019
2019
Initiation Interval Aware Resource Sharing for FPGA DSP Blocks
R Bajaj, SA Fahmy
2016 IEEE 24th Annual International Symposium on Field-Programmable Custom …, 2016
2016
Experiments in Mapping Expressions to DSP Blocks
R Bajaj, SA Fahmy
2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom …, 2014
2014
The system can't perform the operation now. Try again later.
Articles 1–17