Xuechao Wei
Xuechao Wei
Verified email at
Cited by
Cited by
Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs
X Wei, CH Yu, P Zhang, Y Chen, Y Wang, H Hu, Y Liang, J Cong
Proceedings of the 54th Annual Design Automation Conference 2017, 1-6, 2017
TGPA: Tile-grained pipeline architecture for low latency CNN inference
X Wei, Y Liang, X Li, CH Yu, P Zhang, J Cong
2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018
Overcoming data transfer bottlenecks in FPGA-based DNN accelerators via layer conscious memory management
X Wei, Y Liang, J Cong
Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019
Frequency improvement of systolic array-based CNNs on FPGAs
J Zhang, W Zhang, G Luo, X Wei, Y Liang, J Cong
2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4, 2019
Throughput optimization for streaming applications on CPU-FPGA heterogeneous systems
X Wei, Y Liang, T Wang, S Lu, J Cong
2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 488-493, 2017
FlexBFS: a parallelism-aware implementation of breadth-first search on GPU
G Liu, H An, W Han, X Li, T Sun, W Zhou, X Wei, X Tang
Proceedings of the 17th ACM SIGPLAN symposium on Principles and Practice of …, 2012
Generating systolic array accelerators with reusable blocks
L Jia, L Lu, X Wei, Y Liang
IEEE Micro 40 (4), 85-92, 2020
Overcoming data transfer bottlenecks in dnn accelerators via layer-conscious memory managment
X Wei, Y Liang, P Zhang, CH Yu, J Cong
Proceedings of the 2019 ACM/SIGDA International Symposium on Field …, 2019
Gcnear: A hybrid architecture for efficient gcn training with near-memory processing
Z Zhou, C Li, X Wei, G Sun
arXiv preprint arXiv:2111.00680, 1-15, 2021
FTDL: a tailored FPGA-overlay for deep learning with high scalability
R Shi, Y Ding, X Wei, H Li, H Liu, HKH So, C Ding
2020 57th ACM/IEEE Design Automation Conference (DAC), 1-6, 2020
FTDL: An FPGA-tailored Architecture for Deep Learning Systems.
R Shi, Y Ding, X Wei, H Liu, HKH So, C Ding
FPGA, 320, 2020
Distributed Control Independence for Composable Multi-processors
M Mao, H An, T Sun, Q Li, B Deng, X Wei, J Zhou
2012 IEEE/ACIS 11th International Conference on Computer and Information …, 2012
{PetS}: A Unified Framework for {Parameter-Efficient} Transformers Serving
Z Zhou, X Wei, J Zhang, G Sun
2022 USENIX Annual Technical Conference (USENIX ATC 22), 489-504, 2022
GNNear: Accelerating Full-Batch Training of Graph Neural Networks with Near-Memory Processing
Z Zhou, C Li, X Wei, X Wang, G Sun
Proceedings of the International Conference on Parallel Architectures and …, 2022
An Intermediate-Centric Dataflow for Transposed Convolution Acceleration on FPGA
Z Ma, T Dai, X Wei, G Luo
ACM Transactions on Embedded Computing Systems (TECS), 2022
Systems And Methods For Systolic Array Design From A High-Level Program
P Zhang, CH Yu, X Wei, P Pan
US Patent App. 17/096,742, 2021
Systems and methods for systolic array design from a high-level program
P Zhang, CH Yu, X Wei, P Pan
US Patent 10,838,910, 2020
Framework to Accelerate Single-threaded Applications by Hyperblock Reformation on EDGE Architectures
XC Wei, H An, MJ Mao
Journal of Chinese Computer Systems 33 (10), 2249-2254, 2012
Distributed replay protocol for distributed uniprocessors
M Mao, H An, B Deng, T Sun, X Wei, W Zhou, W Han
Proceedings of the 26th ACM international conference on Supercomputing, 3-14, 2012
The system can't perform the operation now. Try again later.
Articles 1–19