Follow
Natalino Busa
Natalino Busa
Stemly Pte Ltd, Singapore
Verified email at stemly.ai - Homepage
Title
Cited by
Cited by
Year
Scheduling coarse-grain operations for VLIW processors
NG Busa, A van der Werf, M Bekooij
Proceedings 13th International Symposium on System Synthesis, 47-53, 2000
152000
RAPIDO: a modular, multi-board, heterogeneous multi-processor, PCI bus based prototyping framework for the validation of SoC VLSI designs
N Busá, G Alkadi, M Verberne, RP Llopis, S Ramanathan
Proceedings 13th IEEE International Workshop on Rapid System Prototyping …, 2002
132002
Code transformations for reduced data transfer and storage in low power realization of DAB synchro ore
E Brockmeyer, J D'Eer, F Catthoor, N Busa, P Lippens, J Huiskens
Proceedings IEEE Workshop on Power and Timing Modeling, Optimization and …, 1999
121999
Reconfigurable instruction-set application-tuning for DSP
B Mesman, Q Zhao, N Busa, K Leijten-Nowak
Journal of Circuits, Systems, and Computers 12 (03), 333-351, 2003
72003
Data processing device, method of operating a data processing device and method for compiling a program
N Busa, A Van Der Werf, P Lippens
US Patent App. 09/801,080, 2001
52001
Layout modification engine for modifying a circuit layout comprising fixed and free layout entities
NG Busa, EJ Eichhorn, JGGP Van Gisbergen, JPF Willekens
US Patent App. 12/667,333, 2010
42010
A run-time word-level reconfigurable coarse-grain functional unit for a VLIW processor
NG Busa, CR Sala
Proceedings of the 15th international symposium on System Synthesis, 44-49, 2002
42002
Data processing apparatus
M Bekooji, A Van Der Werf, N Busa
US Patent App. 09/994,364, 2002
22002
Power optimization and analysis of a digital audio broadcast (DAB) receiver
P Lippens, W Baetens, E Brockmeyer, N Busa, F Catthoor, J Huisken, ...
3rd International Workshop of the European Low Power Initiative for …, 2000
12000
Functional units with conditional input/output behavior in VLIW processors.
M Bekooij, LJM Engels, A van der Werf, NG Busá
date, 822, 2001
2001
High-Level Power Estimation Methodology Applied for Processor-Level DTSE
P Lippens, N Busa, J Huisken, RP Llopis
Unified low-power design flow for data-dominated multi-media and telecom …, 2000
2000
The system can't perform the operation now. Try again later.
Articles 1–11