Manupa Karunaratne
Manupa Karunaratne
Verified email at comp.nus.edu.sg
Title
Cited by
Cited by
Year
4K real-time HEVC decoder on an FPGA
M Abeydeera, M Karunaratne, G Karunaratne, K De Silva, A Pasqual
IEEE Transactions on Circuits and Systems for Video Technology 26 (1), 236-249, 2015
462015
Hycube: A cgra with reconfigurable single-cycle multi-hop interconnect
M Karunaratne, AK Mohite, T Mitra, LS Peh
Proceedings of the 54th Annual Design Automation Conference 2017, 1-6, 2017
332017
LOCUS: Low-power customizable many-core architecture for wearables
C Tan, A Kulkarni, V Venkataramani, M Karunaratne, T Mitra, LS Peh
ACM Transactions on Embedded Computing Systems (TECS) 17 (1), 1-26, 2017
172017
Stitch: Fusible heterogeneous accelerators enmeshed with many-core architecture for wearables
C Tan, M Karunaratne, T Mitra, LS Peh
2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture …, 2018
72018
Dnestmap: mapping deeply-nested loops on ultra-low power cgras
M Karunaratne, C Tan, A Kulkarni, T Mitra, LS Peh
Proceedings of the 55th Annual Design Automation Conference, 1-6, 2018
52018
HyCUBE: A 0.9 V 26.4 MOPS/mW, 290 pJ/op, Power Efficient Accelerator for IoT Applications
B Wang, M Karunarathne, A Kulkarni, T Mitra, LS Peh
2019 IEEE Asian Solid-State Circuits Conference (A-SSCC), 133-136, 2019
12019
Cascade: High throughput data streaming via decoupled access-execute cgra
D Wijerathne, Z Li, M Karunarathne, A Pathania, T Mitra
ACM Transactions on Embedded Computing Systems (TECS) 18 (5s), 1-26, 2019
12019
4D-CGRA: Introducing Branch Dimension to Spatio-Temporal Application Mapping on CGRAs.
M Karunaratne, D Wijerathne, T Mitra, LS Peh
ICCAD, 1-8, 2019
2019
Synthesis for Embedded Systems (CASES)
J Oppermann, A Koch, M Reuter-Oppermann, O Sinnen, G Tagliavini, ...
2016
The system can't perform the operation now. Try again later.
Articles 1–9